Abstract-The inter-device mismatch and intra-device temporal instability in the nanoscale CMOS circuits is examined from a unified point of view as a static and dynamic parts of the variability concerned with stochastic oxide charge trapping and de-trapping. This approach has been benchmarked on the recent evidence of the radiation-induced increase of inter-transistor mismatch in 60 nm ICs. A possible reliability limitation in ultrascale circuits concerned with the single or a few charged defect instability is pointed out and estimated.
I. INTRODUCTION
ature technologies rely upon production of identical copies of some basic components. For example, the digital CMOS technology is based on replication of a large number of preferably identical copies of the MOSFETs. The MOSFET's typical drain current is approximately invariant under the constant aspect ratio size shrinking. This fundamental physical property of 2D devices has provided an opportunity for the aggressive geometrical scaling with an improvement of performance. As the feature size of microelectronic chips is reducing, the variability of electronic components has become a very significant issue for contemporary chips [1, 2, 3] . The major source of static variability is due to the discrete nature of the charged impurities in the devices. For example, the variation in the number and position of the dopant atoms underneath the MOSFET's gates makes each transistor different, introducing device-to-device statistical spread in the device's parameters. Particularly, the random dopant fluctuations in the depletion region of the bulk MOSFETs are the cause of mismatch in their threshold voltage [1] . Modern highly-scaled digital circuits have rather low noise margins and the threshold voltage mismatch could seriously degrade their functionality especially for the ultra-low-power systems, operating in the subthreshold mode [4] . The maximum clock speeds have saturated at < 5GHz partly because of the variance of FETs and circuits at < 40 nm [5] .
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dependent drain current fluctuations due to the trapping/detrapping of carriers in the gate dielectrics. The near-interfacial ("border") traps are responsible for such fluctuations over wide temporal ranges. The impact of the low-frequency and random telegraph noise on the dynamic variability of a single SRAM cell is examined in [6, 7] . The ionizing irradiation is able to significantly enhance the device variability due to the buildup of the random charged defects in the isolation oxides and at the Si-SiO 2 interface. Different aspects of such radiation-induced variability have been discussed in [8, 9, 10, 11] . Gerardin et al. investigated experimentally in [12] the interrelations between inter-device static variability and the total dose effects in commercial 65-nm CMOS technology.
The aim of this paper is to consider all these effects from a unified physical point of view.
II. MODEL FORMULATION

A. Screening of external oxide charge
The external oxide charge is screened by the image charges in the channel, substrate and the gate. For the charge OX Q  , trapped near the silicon (we will denote the total charges and capacitances by the capitalized indices), we have a shift of the surface potential S
where OX C is the gate oxide capacitance, /
is the inversion layer ('quantum') capacitance [13] . Due to a strong dependence of C Q on the surface potential S  in the subthreshold region, the Q C does not practically affect the silicon FET gate capacitance Fig. 1 ), since it is extremely low in the subthreshold operation mode
) and very high in the above threshold strong inver-
). Under such circumstances, the quantum capacitance could be well estimated in practice in a nondegenerate approximation [14] 1 2 
where the diffusion potential D  is defined and could be estimated as follows
As can be seen in (3) 
where m is often referred to as an ideality factor. Second, in the strong inversion region, we have Thus defined logarithmic slope describes in a unified way both the strong inversion and the weak inversion regions. In contrast to the extensive transconductance (i.e., dependent on W/L), the inverse logarithmic slope S is a thermodynamically intensive variable, i.e., independent of the channel size and shape. (4), one could obtain a general relation
In the strong inversion mode, where , ,  . This is due to the fact that an external oxide charge is screened in the strong inversion on the low spatial scales of order of the inter-electron distance in the channel. For the sake of brevity, we ignore here the effects of the accidental electrostatic coupling with the source/drain contacts which could reduce the image charge C Q  , especially in the short channels.
Using (7), one can obtain the relation var var var 
where the threshold voltage variance is assumed to be distributed by a set of transistors. For the above threshold mode 
The threshold voltage variance var T V can be calculated summing up presumably independent terms, corresponding to the dopant atoms in the silicon substrate and to the radiationinduced charged traps in the oxide The charge trapping in the oxide is a stochastic factor concerned with an impact of ionizing radiation, single event radiation effects in space, or in other hazardous environments. The threshold voltage shift under irradiation is determined by the net oxide charge
where OX Q
is an effective amount of the positive (negative) charge trapped near the Si-SiO 2 interface. The positive radiation-induced oxide-trapped charge is often (especially under the low dose rate irradiation) strongly compensated due to the tunnel relaxation and/or interface trap buildup in the nMOSFETs [15] . The very thin gate oxides also make T V  negligible even at rather high doses. At the same time, the variance of the oxide charge number is described not by a net charge but by a sum of the charged defects with different signs 
Thus, the ionizing radiation may have a little effect on the average I-V characteristics of modern MOSFETs, greatly increasing at the same time the spread of their parameters.
B. Lognormal current distribution in subthreshold modes
The drain current in the subthreshold region ( G T V V  ) of MOSFET with a random threshold voltage T u is well described by a simple exponential approximation
where the subthreshold slope is expressed via a constant ideality factor T S m  . The Gaussian (normal) distribution of the threshold voltages (10) in this mode is transformed into a lognormal distribution of the subthreshold drain currents
where D I is a medial parameter of the lognormal distribution, corresponding to a mean threshold voltage
 . The subthreshold drain current averaged over an ensemble of N transistors with the scattered threshold voltages [16] can be calculated as an averaged over a lognormal distribution
Fig . 2 shows the shapes of current distribution calculated at a fixed current with different values of var T V . Strictly speaking, the applicability of the Gaussian and lognormal distributions is valid only for the large area devices.
To take into account a discrete nature of the trapped charge, one has to average the drain current over Poisson's distributions with the expected numbers for the trapped charge of both signs OX Q q n
Expanding an exponent in powers of OX T q C m (typically ≪1) to a square term, one gets the result
, is essentially the same as (17) . The average drain current exceeds the medial value due to the current distribution in the subthreshold region is skewed to the right at a sufficiently large var T V . This means that a relatively small portion of transistors with negatively shifted T V provides a significant contribution to average current because of strong dependence of drain current on G V in the subthreshold region.
C. Numerical simulation of inter-device fluctuations of static drain currents
Characterization of the drain current variability can be generally addressed as the ratio of the standard deviation to the mean current  
straightforward averaging of the I-V characteristics. We have numerically simulated the drain current variance at any operation mode using a general formula
where the threshold voltage variance can be specified for different channel sizes, doping levels, and oxide-trapped charges. Such approach requires an analytical dependence of the drain current on gate and drain biases for all operation modes. We use in this case the compact MOSFET model, described in [17] . Figure 3 shows the standard deviation to the mean value drain current ratio simulated as functions of the gate voltage.
The amplitudes of the current standard deviations are significantly larger in the subthreshold operation modes due to lesser values of the inverse logarithmic slope S in (8). The normalized standard deviation of the on-current (at G DD V V  ) has to be an increasing function of ox N . This is illustrated by the simulation results in Fig. 4 .
For the low oxide charge density, the relative current fluctuations are constant due to the dominance of the RDF in (11) . The height of the plateau in Fig. 4 is determined by var Particularly, the dose dependence of the relative drain current fluctuations, measured for the 120/60 nm nMOSFETs (see Fig. 6 in Ref. [12] ), is almost identical with the curve (b) in Fig. 4 , intentionally simulated with the authentic transistor's parameters. Evidently, the severity of this problem would increase with a shrinking of transistor sizes.
IV. DYNAMIC VARIABILITY
A. Dynamic variability
Dynamic variability can be considered as a form of dynamic mismatch. Actually, the oxide-trapped charged is not fixed due to carrier exchange with the silicon substrate. Following the changes in the Fermi energy position at the Si-SiO 2 interface, the near-interfacial charged defects could change their occupation number (trapping/de-trapping), contributing both to the interface trap capacitance and the threshold voltage instability [18, 19, 20] .
The trap response times have a very wide range and delayed kinetics. The auto-correlator of the dynamical threshold voltage can be derived for uniformly distributed traps in approximation of a stationary temporal process [21, 22]       
The total variance var r Q at a single voltage sweep can be estimated as var 
where 1 t is the reference time scale. We found in [21] that 1 t , IT C and  are not independent parameters, and they can be consistently recalculated with a renormalization procedure depending on the experimental conditions. Actually, as it was experimentally found in [19, 23] , the dynamic standard deviation of the threshold voltage approximately logarithmically decreases with increase in the sweep time S t . Such single device dynamic variability could be added to the static mismatch contribution and could amount up to ≈30% of static variability sources. The lack of dynamic stability in the nanoscale memory circuits can lead to read/write failures or power supply limitations.
B. Flicker noise
The 1/f, or flicker noise and the random telegraph noise belong to a class of intra-device variability defined as timedependent fluctuations of the drain current around its fixed average value. In fact, the flicker noise is due to the same processes as dynamical variability. Indeed, in view of (9) and (21), we derived with the McWhorter model [24] the current auto-correlation noise function
where the dispersion of trapped oxide charge is controlled by the interface (border) trap energy density at a fixed Fermi level
 
IT F C  [25] . According to the Wiener-Khinchine theorem, the power spectral density is defined by a cosinetransform of the auto-correlation function ln   [21] . It is well known that the 1/f noise is a superposition of the Random Telegraph Noise (RTN) originating from the trapping/de-trapping of the separate defects [26] . Besides, the Negative Bias Temperature Instability (NBTI) is found to be caused by the same reasons [27, 28] , 29].
C. Ultimately scaled circuits
The stochastic oxide-trapped charge could have a huge impact on the reliability of the ultimately scaled circuit. The drive current in transistors of contemporary technologies can be estimated as follows
where max v is the maximum carrier speed (~ 10 7 cm). Then the relative current fluctuation is given by
, . 
We claim in this way that c rit A 10 nm 2 is the ultimately minimal channel area, limited by unavoidable variability due to stochastic charge instability of a single defect in surrounding insulators.
V. SUMMARY
The static and dynamic variability, flicker noise and RTN in nanoscale CMOS has been treated in this work from a single standpoint. A distinctive general feature of all these effects is the Pelgrom's dependence 1 WL  for the standard deviation of the amplitude [30] . This dependence is a direct consequence of the Poisson statistics for the charged defects distributed without correlations on the transistor's channel area A = WL. For the channel area less than approximately 10 nm 2 the static and dynamic variability effects may become unacceptably large due to the fluctuations may be comparable with the average values. The advanced technologies (e.g., FinFETs, or, FD SOI FETs) allow excluding or minimizing the RDF effect, but no technology can prevent the emergence of several unstable defects in even a very thin surrounding insulator. This issue represents a fundamental limit on the reliability of the ultra-scale devices and circuits.
